

```

0addr=00000000,inst_out=1011000000010010
10addr=00000001,inst_out=1100001101000101
20addr=00000010,inst_out=1101011001111000
30addr=00000011,inst_out=1110100110100000
40addr=00000100,inst_out=0000101010110000
50addr=00000101,inst_out=0001110001010101
60addr=00000110,inst_out=0010001101010000
70addr=00000111,inst_out=0011110100000000

```

SST

tb_inst_mem

Type	Signals
reg	addr[7:0]
wire	inst_out[15:0]

Filter:

Append Insert Replace

Signals

Time

addr[7:0]

inst_out[15:0]

Waves

